Sorry, this job is no longer available.

(Loading More Opportunities)

Sr. DFT Engineer

What You Do At AMD Changes Everything
At AMD, we push the boundaries of what is possible. We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center.
Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results. It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world. If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.
Join the exciting and growing world of Server business and be a critical member of the AMD team that plays a significant role in defining and delivering the next generation of EPYC processors
Primary Responsibilities

Work closely with the DFT Architecture and Design team to understand the implementation and come up with the validation strategy
Lead the complete DFT DV activities for the program and own validating the DFT logic and providing patterns to the Product Engineering team
Create a comprehensive testplan and get it reviewed with Arch/Design team
Create TB and the required Checkers/Scoreboard
Own the DFT DV sign-off and ensure a bug free design
Collaborate with the Arch, Design, Functional DV, Emulation, Platform Debug, etc teams to comprehend and validate all the usage models
Work with the post-silicon team on debug support and to help root-cause any failures

10+ years of Design Verification experience with strong Verilog, System Verilog, C++ and UVM/OVM knowledge
Good understanding and exposure to SoC design and architecture
Thorough understanding of verification environments including need, methodology, stimulus, checkers, scoreboards, coverage aspects
Ability to come with detailed testplan based on the Arch specs
Exposure to DFT concepts such as JTAG, SCAN, MBIST, BScan, etc
Comfortable with VCS/Verdi and excellent debug skills
Logical in thinking and ability to gel well within a team and be a proactive member of the team.
Good communication and leadership skills

B.E/B.Tech/M.E/M.Tech in Electrical/Electronics Engineering with (10 years of experience in IP/SoC level DV
Requisition Number: 124043
Country/Region/Location: India State/Province: Karnataka City: Bangalore
Job Function: Design
bangalore, KA, IN